SW-QUESTA-PLUS

Altera
989-SW-QUESTA-PLUS
SW-QUESTA-PLUS

Fabr.:

Descripción:
Software de desarrollo Questa*-FPGA Edition

Disponibilidad

Existencias:
Las claves de la licencia del software se enviarán por correo electrónico.
Mínimo: 1   Múltiples: 1
Precio unitario:
-,-- €
Precio total:
-,-- €
Tarifa estimada:
Este producto se envía de forma GRATUITA

Precio (EUR)

Cant. Precio unitario
Precio total
1.715,70 € 1.715,70 €

Atributo del producto Valor del atributo Seleccionar atributo
Altera
Categoría de producto: Software de desarrollo
RoHS:
Marca: Altera
Tipo de producto: Development Software
Serie: Quartus
Cantidad del paquete de fábrica: 1
Subcategoría: Embedded Solutions
Productos encontrados:
Para mostrar productos similares, seleccione al menos una casilla
Seleccione al menos una casilla para mostrar productos similares dentro de esta categoría.
Atributos seleccionados: 0

TARIC:
9999999999
CAHTS:
9999999999
USHTS:
9999999999
JPHTS:
999999999
KRHTS:
9999999999
MXHTS:
9999999999
BRHTS:
99999999
ECCN:
EAR99

SoC FPGA Family

Altera SoC FPGAs integrate an Arm-based hard processor system (HPS) consisting of processors, peripherals, and memory interfaces with the FPGA fabric using a high-bandwidth interconnect backbone. The devices combine the performance and power savings of hard intellectual property (IP) with the flexibility of programmable logic. These user-customizable Arm-based SoC FPGAs are ideal for reducing system power, cost, and board size by integrating discrete processors and digital signal processing (DSP) functions into a single FPGA. They differentiate the end product with custom hardware and software and add support for virtually any interface standard or protocol in the FPGA.

Quartus® Prime Design Software

Altera Quartus® Prime Design Software delivers improvements across the three key areas designers care about most performance, productivity, and usability. It supports the latest Agilex™ 7 and Agilex 5 FPGA and SoC families, ensuring a seamless development experience for cutting-edge applications. Coming in an upcoming release, support for the new Agilex 3 FPGAs and SoCs family and new MAX 10 FPGA package options that squeeze 485 I/Os into a 19 x 19mm2 sized package. Fast compile times allow designers to accelerate FPGA development, with larger designs benefiting from even greater reductions. Enhanced compiler optimizations also significantly reduce peak virtual memory requirements, ensuring most FPGA designs compile within 64GB of memory.